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ABSTRACT
Nanoscale p-channel transistors under negative gate bias at an elevated temperature show
threshold voltage degradation after a short period of stress time. In addition, nanoscale (45
nm) n-channel transistors using high-k (HfO2) dielectrics to reduce gate leakage power for
advanced microprocessors exhibit fast transient charge trapping effect leading to threshold
voltage instability and mobility reduction. A simulation methodology to quantify the circuit
level degradation subjected to negative bias temperature instability (NBTI) and fast transient
charge trapping effect has been developed in this thesis work. Different current mirror and
two-stage operation amplifier structures are studied to evaluate the impact of NBTI on
CMOS analog circuit performances for nanoscale applications. Fundamental digital circuit
such as an eleven-stage ring oscillator has also been evaluated to examine the fast transient
charge transient effect of HfO2 high-k transistors on the propagation delay of ring oscillator
performance.

The preliminary results show that the negative bias temperature instability reduces the
bandwidth of CMOS operating amplifiers, but increases the amplifier’s voltage gain at midfrequency range. The transient charge trapping effect increases the propagation delay of ring
oscillator. The evaluation methodology developed in this thesis could be extended to study
other CMOS device and circuit reliability issues subjected to electrical and temperature
stresses.
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CHAPTER ONE: INTRODUCTION
1.1 Motivation

Complementary Metal Oxide Semiconductor (CMOS) has become the dominant technology
in the electronic industry for the past several decades, and it is expected to stay in such
position for the next years. Before the end of 2003, microprocessors were able to produce 90
nm processes, and now production on 45 nm and below is coming out. However, the scaling
of CMOS technology into deep submicron regimes has brought about new reliability
challenges in MOSFET device such as hot carrier Injection (HCI),

Negative Bias

Temperature Instability (NBTI) [1,2], Time Dependent Dielectric Breakdown (TDDB),
radiation induced damage, etc., which can pose a limit to the device scaling, and cause circuit
performance degradation.

When integrate circuits work for long time, especially for today’s CMOS technology, heat of
chips will increase significantly. For this reason, one of the dominant reliability issues Negative Bias Temperature Instability (NBTI) in PMOS transistors will be studied in this
work. NBTI impact gets even worse in scaled technology due to higher operation temperature
and the usage of ultra thin oxide (i.e., higher oxide field).
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In order to reduce the high gate leakage current in ultra thin regime, High-k dielectrics are
used to replace the traditional SiO2 material or combine with it to use. However High-k
dielectrics still have many problems. One of the demonstrated issues is charge trapping effect.
All of the high-k dielectrics contain large amounts of fixed charge compared to SiO2,
regardless of the high-k film deposition technique. The fixed charges are freely to move from
the interface to gate oxide and back again. Those fixed charges within the bulk of high-k film
change the threshold voltage. As the gate oxide thickness continues to shrink, it is very
promising to use high-k dielectrics to reduce high leakage voltage. Consequently, it is very
desirable to study the circuit reliability performance with high-k dielectrics.

1.2 Thesis Outline

This thesis is organized to 5 chapters. Two reliability issues -Negative Bias Temperature
Instability (NBTI) and charge trapping effect are presented in chapter 2, including the
physical explanation models, mathematics models, and popular measurements, which work
already has been done by numbers of other groups. MOSFET structures and I/V
characteristics are also introduced in this chapter in order to highly understand reliability
induced circuit performance.

2

In Chapter 3, analog circuit performance degradation due to NBTI is analyzed. A simple
current mirror, cascode current mirror, wide-swing current mirror and an unbuffered two
stage operation amplifier are employed to study. After briefly introduction, those circuits are
designed to analyze NBTI impact by using Cadence Spectra simulation tool.

In Chapter4, digital circuit performance degradation due to charge trapping effect and NBTI
is analyzed. Firstly, Inverter and Ring Oscillator are briefly introduced, and then those digital
circuits are designed in Cadence Spectra simulation environment to analyze the circuit
degradation due to charge trapping and NBTI. Finally, summary about these two phenomena
effect on digital circuits are given.

In the last Chapter 5, general conclusion of this thesis work will be concluded.

3

CHAPTER TWO: RELIABILITY ANALYSIS
2.1 Negative Bias Temperature Instability

2.1.1 Introduction

One of the major temperature-induced reliability issues for p-channel metal-oxide
semiconductor field effect transistors (pMOSFETs) is the negative bias temperature
instability (NBTI), which is caused by stressing negative gate bias at elevated temperatures.
A positive charge builds up at the channel interface of pMOSFETs under negative bias and
high temperature conditions. The typical temperature conditions for NBTI effects are in the
range of 100 ~ 250 ° C , and the oxide electric fields should be below 6MV/cm [46].

During NBTI–induced device degradation, the holes in the inversion layer react with the
hydrogen-silicon bonds (Si-H) at the Si/SiO2 interface and then release the hydrogen species
(atom, molecule or ion) by breaking the Si–H bonds, because the two-electron Si-H covalent
bond is weakened. Once a hole is captured and this weakened bond is easily broken at
relatively moderate temperature. The electrochemical reactions at the SiO2/Si interface are
given as follows [3, 4, 5, 6]:
Si3 ≡ Si − H + h + ↔ Si3 ≡ Si* + H i*

(2.1)

h+

Si3 ≡ Si − H ↔ Si3 ≡ Si* + H i
4

(2.2)

O3 ≡ Si − H + h + ↔ O3 ≡ Si* + H i

(2.3)

( H * , H i )int erface ↔ ( H * , H i )bulk

(2.4)

Both trivalent silicon dangling bonds ( Si3 ≡ Si ∗ ) and fixed oxide charges ( O3 ≡ Si − ) can form
interface states N it , which are generated by the impact of hot holes on the hydrogenterminated Si bonds and are responsible for the increase of threshold voltage, temporarily
decrease of the off-state current, reduce in transconductance and drain saturation current.

2.1.2 Physics Mechanism and Models

The classical Reaction–Diffusion (R–D) model, a physical mechanism, has been used to
interpret NBTI-induced degradation in pMOSTETs by several groups [7, 8, 9]. It is assumed
that the NBTI effect results from hole-assisted dissociation of weak Si-H bonds into the
charged Si dangling bonds and atomic H at the Si/SiO2 interface.

Figure 1: Reaction-Diffusion Model for NBTI
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The related equations for this physical model and details of explanation are given in [10,11],
which indicated that the NBTI degradation mainly results from depassivation of Si-H bonds
at the Si/dielectric interface and resultant diffusion of hydrogen species into gate dielectric
and poly-Si.

The direct effect of NBTI on device degradation is the shift of the threshold voltage ∆Vt (t ) ,
which presents a fractional power law characteristic ∆Vt (t ) ∝ t n with n ∼ (0.15 − 0.3) , and
the typical value of n is 0.25 [7, 11, 12]. In most NBTI experimental work, the fractional
value of n predicts a saturation behavior at long time ( tstress > 10 − 100s ). It has been reported
that the Vt shift is exponentially related with voltage and temperature, which are modeled by

∆Vt (t ) ∝ exp( βVG ) [13, 14, 17], ∆Vt (t ) ∝ exp(− Ea / kT ) [5, 7, 15], and
∆Vt (t ) ∝ exp( βVG ) exp(− Ea / kT ) [16].

(2.5)

According to [18], the NBTI-induced threshold voltage instability is caused by the increase of
positive fixed charge ∆N f (t ) and the generation of donor type interface traps ∆Nit (t ) , which
are resulted from the dissociation of Si-H bonds.
∆N it ( Eox , T , t , tox ) = 9 × 10 −4 Eox1.5t 0.25 exp( −0.2 / kT ) / tox

(2.6)

∆N f ( Eox , T , t ) = 490 Eox1.5t 0.14 exp(−0.15 / kT )

(2.7)

where Cox is the oxide capacitance, Eox is oxide electric field, tox is oxide thickness, k is
Boltamann’s constant, T is temperature and t is stress time. According to this condition, the
threshold voltage shift equation is expressed as following [6]:
6

∆Vt ( ∆N it , ∆N f ) = B1[1 − exp(−t / τ 1 )] + B2 [1 − exp(−t / τ 2 )]

(2.8)

Where B1 and B2 can be related to equation (9) and (10) respectively, and τ 1 and τ 2 are the
reaction limiting time. However, it is assumed in R-D model that threshold voltage
degradation is mainly due to interface trap generation. In additional, the threshold voltage
degradation is also mainly dominated by interface state generation at relatively lower gate
voltage during analog condition. It is reasonable to believe that threshold voltage degradation
caused by interface trap N it is able to be expressed as following equation [11]:
∆Vt (t ) ∝

q∆N it (t )
, where Cox = ε ox / tox .
Cox

(2.9)

Additionally, according to silicon-hydrogen bond density the other NBTI-induced threshold
voltage instability model has been reported, which is given as follows [19, 20]:
β

∆Vt (t ) = ∆Vmax [1 − e − (t /τ ) ]

(2.10)

where ∆Vmax , τ and β are three model parameters. The parameter ∆Vmax is the
maximum ∆Vt (t ) shift that would occur when all the interfacial Si-H bonds have been
depassivated. β is used to measure the dispersion of hydrogen diffusion and it decreases
from 1 to 0 with the increases of dispersion. β is able to increase with the increase of
temperature and be independent on stress oxide field. The term τ is the time to measure the
NBTI-induced degradation rates when ∆Vt (t ) reaches 63% of ∆Vmax [46].

7

Additionally, there also have been several efforts to study the NBTI-induced degradation
under AC stress condition [21, 22]. It has been reported that NBTI-induced degradation under
AC stress is smaller than that of DC stress condition, and the ratio of AC to DC NBTI
degradation is frequency independent at least for low frequencies (<10–100 kHz).

2.1.3 Device Degradation Measurement Methods

To measure the NBTI characteristic of a PMOS transistor, a constant negative bias is applied
to the gate electrode at high temperatures, with source, drain, and substrate grounded. Both

Vt (extracted by I d − Vg measurement) and N it (extracted by DCIV measurement) were
measured [23, 24, 26]. During each interruption of stress for measurement, the negative gate
voltage is reduced (for I d − Vg measurement), or even turned positive (for DCIV or CP
measurement). The interface trap density reduces at this moment due to passivation of
interface traps. The measured values of and are therefore underestimated. The passivation
effect is more pronounced during the long measurement than during the short measurement,
because of the longer measurement time and the more positive bias employed. The schematic
cross-sectional diagram of the NBTI stress setup is shown in Figure.

8

Figure 2: Experimental arrangement for NBTI stress

Recently, there’re some circuit simulation methods to measure NBTI effect in SPICE
environment at the sub-circuit level. For example, a new simulation method for NBTI
analysis in HSPICE environment studied [10]. In this method, the increase of threshold
voltage is modeled as a voltage controlled voltage source, which leads to decrease in Vgs
(compared to VGS ) and subsequently decreases in the drain current. The decrease in the drain
current emulates the NBTI effect. Another new Maryland Circuit reliability –Oriented
SPEICE simulation method was studied by [26]. For this circuit model simulation, a gate
resistance RG was added between original gate biasing point G and the pMOSFET
immediate gate terminal G ' . A gate leakage current tunneling from gate to drain and gate to
source goes through RG and increase the pMOSFET effective gate voltage at point G ' . The
voltage dropping on RG presents the threshold voltage shift due to NBTI. Gate tunneling
9

current was modeled with two voltage controlled current sources, which follow the form of a
power law relation as: I = KV P . This NBTI circuit model structure is shown on Figure 3.

Figure 3: MaCRO NBTI circuit model

In this model, RG is a voltage dependent resistance due to the fact that gate leakage currents
are dependent on the voltage. RG is also a time dependent resistance because voltage drop
across RG at any specific t, which is related to time-dependent threshold voltage shift ∆Vt (t ) .
According to [27], both gate to drain leakage current and the gate to source leakage current
are able to expressed as I GD = K (VGD ) p and I GS = K (VGS ) p respectively, where p is set to 5,
and the default value of K is 3 × 10−6 . From this circuit model, we can get the PMOSFET
threshold voltage shift due to NBTI effect by the following equations:
VRG (t ) = VG ' − VG = ∆VG (t ) = ( I GD + I GS ) RG

10

(2.11)

RG =

t
− ( )β
∆Vmax
τ ]
[1
−
e
KVGD p + KVGS p

∆VG (t ) = ∆Vt (t )

(2.12)
(2.13)

The details of how to apply this NBTI circuit model in SPICE simulation environment are
given in [26].

2.2 Charge Trapping Effect

2.2.1 Introduction

It is well known that the current leakage through the silicon dioxide layer of a gate increases
exponentially with the decrease of layer thickness. When the thickness of gate dielectric is
very thin, specifically oxide thickness ( tox ) below 1.6 nm, the transistor leakage current
increases remarkably [28]. This condition causes the transistor to change from totally “on”
and “off” state to “on” and “leaky off” behavior. While high κ materials (mostly Hf-, Zr-, and
Al-based) can help solve gate leakage problems with leading-edge processes to retain the
standard MOSFET design. They have a moderately high dielectric constant (~8 to 30),
depending on Hf content. But, there still are some remaining challenges [28, 29]. Firstly,
significant hysteresis is a result of transient threshold voltage instability, which contributed
from fast charging and discharging of the trapped carriers causes. This prevents highfrequency switching operations. Second, threshold voltage instability due to comparatively
11

stable trapping is a serious concern for the long-term operational performance of MOS
devices. Third, trapping has the most detrimental effect on the degradation of the channel
carrier mobility in high-k MOSFETS. Fourth, bulk trapping distorts the internal electric field
and modifies threshold voltage and leakage characteristics. Fifth, defects responsible for
trapping also assist in tunneling, which gives rise to the high gate current and inversely
affects the advantages of high-k oxides. Sixth, charging at trap levels, specifically near the
metal gate electrode/high-k interface, modifies the gate Fermi level. This gives rise to gate
Fermi level pinning, which results in higher threshold voltage. Therefore, it is obvious that
studying the charge-trapping-induced degradation of the high-k gate stacks is a key to
understand its reliability as it is the ultimate limiting factor for its long-term performance.
One important factor attributed to those issues is trapping of charges in the pre-existing traps
inside the high-k gate dielectrics [30]. For high-k gate stacks, in good agreement with the
observations were made by Yong of charge trapping occurring mostly within high-k film
rather than only at the interface [31]. When the transistor is turned on, some of the channel
carriers will be accumulated in the gate dielectric due to the vertical electrical field, resulting
in a shift of threshold voltage and a reduction in drain current. Charge-trapping characteristics
can also be investigated by hot carrier stress (HCS), positive/negative bias temperature
instability (PBTI/ NBTI), stress-induced leakage current (SILC), etc. [27]. As far as high-k
gate stacks are concerned, this can be achieved by understanding the atomic structure and
electronic properties of the defects within the high-k dielectrics, electronic structure of the
12

gate stacks, and carrier transport and kinetics under different oxide electric field conditions in
conjunction with the critical analysis of the results observed from the electrical experiments.
It is, therefore, the key to understand the source of channel mobility degradation and device
reliability issues by fully understanding the charge-trapping mechanism.

2.2.2 Charge Trapping Phenomena and Models

After the transistor is turned on, the threshold voltage of the transistor increases as a result of
interface charges trapped in the gate dielectric. Therefore, channel mobility slows down, the
drain current decreases. Figure 4 illustrates charge trapping at the SiO2/HfO2 interface and in
the bulk of high-k film.

Figure 4: Charge Trapping (a) at the SiO2/HfO2 interface or (b) in the bulk of high-k film
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It has been reported that both charge trapping and de-trapping times strongly depend on the
composition of gate stacks, physical thickness of the interfacial SiO2 layer and high film, as
well as process techniques [32]. The time scale varies from less than a microsecond to tens of
milliseconds [33]. The de-trapping of the charges is also strongly dependent on both gate
voltage and polarity. The wide dynamic range of charge trapping and the voltage dependent
trapping and de-trapping make it very difficult to use one type of characterization technique,
especially DC techniques, to get a complete picture of what is going on inside the stacked
gate dielectric. A faster measurement technique is desirable to capture the dynamic nature of
the charge-trapping behavior.

As mentioned before, the main charge trapping induced device instability issue is threshold
voltage shift, which follows a logarithmic dependence with time. Assuming the interface
traps have continuous distribution, the threshold voltage modeled as a function of time is
given by [34, 35]:

∆Vt (t ) = ∆Vmax (1 − exp(−(t − τ 0 ) β ))

(2.14)

where ∆Vmax is the maximum shift in threshold voltage. τ 0 is the peak of continuous
distribution time. β is a measure of the distribution width.

Assuming a Fermi-derivative energy distribution of the traps, the simple exponential model
of ∆Vt is [35]:
14

∆Vmax

∆Vt (t ) =

t

1+ ( )

τ

− kT

(2.15)

σ Ea

where ∆Vmax is the maximum shift in threshold voltage, τ corresponds to the characteristic
detrapping time, k is the Boltamann constant, T is the temperature and σ Ea is the standard
deviation of the activation energy.

2.2.3 Measurement Techniques

Currently, there are two methods to characterize the charge trapping and de-trapping effect.
One is DC Characterization Techniques, and another is the Dynamic measurements, which
contains Single-Pulsed Technique, Multiple-Pulse Technique and Charge pumping
Technique.

For DC Characterization Techniques, there are several ways to detect charge-trapping
phenomena. An easy and commonly used method is to use a double sweep gate voltage in
either DC I d − Vg or C-V measurements. These techniques involve ramping gate voltage back
and forth while drain current or gate capacitance is measured. Charge trapping inside the gate
stacks can be clearly indicate, as hysteresis is seen on the resulting I-V or C-V curves.
However the problem of these techniques is that the hysteresis is strongly dependent on
measurement time, which is not easy to control in real operation due to its strongly
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instrumental dependence. Even if test speed is controlled, there is still no model to quantify
how much charge is really trapped in the gate during the test. Furthermore, most fast transient
trapping will be lost in the DC measurement.

Another frequently cited DC measurement for quantifying trapped charges is to inject charges
intentionally into the gate using DC stress, then measure the flat band voltage or threshold
voltage shift using the C-V or I-V method [37]. The problem with this technique is that there
is a typical transition period when there is no applied voltage between DC stress and I-V or
C-V, or the voltage is very low in comparison with the stress voltage condition. As we know,
when the stress voltage is off, the charges trapped in the gate can de-trap in as few as tens to
hundreds of microseconds. In this case, only a fraction of the total trapped charges are
measured due to relaxation during the transition between the stress and measure intervals,
even though the DC characterization is quickly to screen the charge trapping effects on the
characteristics of MOS device.

Overall, a static technique is not applicable to fast transient, and the dynamic measurement
techniques are introduced to study the threshold voltage shift at shorter time scale in the
following content. When the faster pulse is used, hysteresis is eliminated due to insufficient
response time during charges trapping.

16

Over the past few years, many other methods have been developed [34, 35, 38, 39] for
capturing the fast transient behavior of charge trapping. One of the most popular measure
methods is Single Pulse Chare Trapping (SPCT) measurement. There are two different test
configurations for a SPCT measurement shown in Figure 5. In each measurement setup, a
single pulse is put to the gate of the transistor and its drain is biased at a certain voltage. The
drain will shift caused by charge trapping effect between the gate pulse rise up and gate pulse
fall down. This change in drain current, resulting from the gate pulse, appears on the digital
oscilloscope.

Figure 5: Two different pulse I-V test setups to study transient charge trapping inside high
gate stack

The difference between these two configurations is that the one in Figure 5b has much higher
bandwidth than the one in Figure 5a. Therefore, it can capture much faster pulse responses

17

(down to tens of nanoseconds). Figure 6a and 6b shows an example of a pulse I-V
measurement results with using setups from Figures 5a and 5b respectively.

Figure 6: Single Pulse Charge Trapping measurements: a) the ultra-short ramped pulse Id-Vg
and slow “single pulse” pulse with hysteresis (DC result is shown as a reference), and b)
corresponding slow pulse versus time illustrating an alternative approach to determine the
degradation of Id

It’s clearly to see in Figure 6a that two traces in the tr and tf portions are not parallel, it is
difficult to define the point at which hysteresis is measured. When the charge-trapping effect
is significant, the more legitimate method is to use a fast pulse with short rise and fall times.
Therefore, slower pulse measurements should only be used for high-k devices with relatively
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low charge-trapping effects. However, in Figure 6b, the pulse I d versus time to be plot, and
an evaluation of the pulse width portion of I d (where I d degrades) can be used to quantify
trapped charge [36, 40]. This measurement method produces I d − Vg values by using a single
pulse per point of less than 100ns.

A well-configured single pulse is applied to the gate of transistor for charge trapping and detrapping behavior is given in Figure 7.

Figure 7: Trapping and de-trapping in single gate voltage pulse

Normally, the gate pulse starts in a position which discharges the gate capacitor before the
voltage ramp begins. This is to clean up any residual charges that might be trapped in the gate.
Then, during the rise time of the voltage ramp, the corresponding drain current response is
captured, allowing a I d − Vg curve to be formed. During the plateau of the pulse, the
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transistor is turned on, and some of the channel carriers might be trapped in the gate, which
changes the threshold voltage and causes the drain current to drop. During the fall time of the
pulse, another I d − Vg curve is formed. The shift of the two I d − Vg caused by chargetrapping effect will be formed. However, if the pulse rise time is fast enough so that there is
no charge trapping, then the I d − Vg curve represents the intrinsic behavior of the transistor.

From these transient analyses methods, it is expected that the interface states trapping and the
resulting degradation may be negligible under a high-speed circuit operation condition.

2.3 MOSFET –Devices

2.3.1 Introduction

Since NBTI is for pMOSFETs, and charge trapping effect is for nMOSFETs (high-k
dielectrics) to talk in this thesis, it’s necessary to introduce some basic MOSFET knowledge
firstly.
2.3.2 MOS Structure

Figure 8 shows a simplified structure of the n-channel and p-channel MOSFET devices. The
gate was once made of metal but is now made of heavily doped polysilicon, which is
separated by a thin dielectric from the substrate. Normally, the thin dielectric layer is made of
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silicon dioxide. The current runs between drain and source through an inversion channel
created when a voltage is put on the gate that is greater than the threshold voltage (for PMOS
the gate source voltage is sufficiently negative). When inversion occurs electrons (or holes
for PMOS) from the bulk are attracted to the gate, the inversion layer constitutes a conductive
path (“channel”) between drain and source. The value of Vg for the transistor turn on is called
threshold voltage.

Figure 8: (a) Structure of a NMOS device (b) Structure of a PMOS device

2.3.3 MOS I/V Characteristics

Figure 9: (a) Symbol for NMOS device (b) Symbol for PMOS device
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MOSFETs can operate as current sources. And the current can be calculated in the two
different work regions. According to the symbols shown in Figure 9, the equations of current
are given by:
Drain current in linear region ( VDS ≤ VGS − VTH ):

I D = µn Cox

W
(VGS − VTH )VDS
L

(2.16)

Drain current in saturation region ( VDS > VGS − VTH ):
ID =

1
W
µnCox (VGS − VTH ) 2
2
L

(2.17)

where µ , Cox , W , L are the device mobility, the oxide capacitor, channel width and channel
length respectively. These equations are the same for PMOS transistors but the polarity is
changed for the variables.
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CHAPTER THREE: NEGATIVE BIAS TEMPERATURE INSTABILITY
IMPACT ON ANALOG CIRCUITS
3.1 Introduction

For NBTI degradation, the dominating work has been focused on the discrete transistor rather
on the circuit performance degradation [6, 7, 9, 11]. Recently, more and more interest has
been elevated to the impact of NBTI degradation effect on digital, analog and RF circuit
performance degradation [15, 31, 41]. In the following section current mirrors and a two
stage operation amplifier are employed to study NBTI induced analog circuit degradation.

Because the most serious NBTI effect is the PMOSFET threshold voltage shift, we sweep the
threshold voltage parameter from -0.4056452 V ( Vtp 0 ) to -0.4556452V in p-channel device
model under the Cadence Spectra simulation environment. The model of the devices
simulated in those circuits is TSMC 0.18µm.

3.2 NBTI Effect on Current Mirror Circuits

3.2.1 MOSFET Current Mirror circuits

A current mirror is a circuit designed to copy a current through one active device by
controlling the current in another active device of a circuit, keeping the output current
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constant regardless of loading, which is a basic block in CMOS IC design and has been used
extensively in analog integrated circuit design. Conceptually, an ideal current mirror is an
simple ideal current amplifier with unity current gain [43]. Figure10 shows a simple
NMOSFET current mirror structure.

Figure 10: The basic current mirror schematic and symbol

The biasing current, I D1 and output current, I o equation are given by:

I D1 =

VDD − VGS
W
= µn Cox 1 (VGS 1 − ∆VTH )
R
L1
I D2 = Io =

(W2 / L2 )
I D1
(W1 / L1 )

(3.1)

(3.2)

The output resistance of the current source is simply the output resistance of M 2 , or defined
by ro 2 =

1
1
, where λ is the sum of the mobility modulation and channel length
=
λ Io λ I D2
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modulation

parameters

for

n-

and

p-

channel

MOSFETs,

and

the

value

is

approximately 0.06V −1 . For analog design, it’s extremely important to keep the output
resistance as high as possible. It is also desirable to reduce the effects of channel length and
mobility modulation. Normally, the design rule is to set the length of the MOSFETs used in
analog applications as 2~5 times the minimum draw gate length. If we assume and design for
a specific gate-source voltage VGS (or VSG for the p-channel), it’s simplify to design the analog
circuit. Setting VGS close to the threshold voltage results in very large devices, while setting
VGS significantly larger than the threshold voltage causes the transistor to enter the triode
region too early. An acceptable difference between VGS and VTH , sometimes referred to as the
excess gate voltage, ∆V , is several hundred millivolts. The VGS is normally adjusted to
obtain a desired characteristic, such as minimum voltage across the current source [43]. The
cascode connection of basic current mirror is show in Figure 11.
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Figure 11: Cascode current source, showing that the minimum voltage output is 2∆V + VTH .
M1 and M3 are wired as diodes and each have a voltage drop of ∆V + VTH across the drainsource junction

This configuration is used to increase the output resistance of a current source. The output
resistance of the cascode current mirror can be determined using the small-signal models, and
which equation is given by Ro = ro (1 + g m R) + R ≈ (1 + g m R) , where ro = ro 2 = ro 4 ,
g m = 2β I D [43].
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3.2.2 Simulation Methods, Results and Discussion

As mentioned before, current mirror is a constant current biasing scheme. Drifts in the bias
currents can cause a significant deviation in the performance of an analog circuit. In this
section three different current mirror constructions with pMOSFETs are presented to analyze
their NBTI performance. In all three sample circuits, the biasing currents are designed with
200 µ A , all the transistors are worked in the saturation region, and the value of Vo in each
circuit is adjusted to pull a current equal to I bias .

The circuit in Figure 12 is a simple current mirror circuit, which is used in applications where
a very high-output resistance is not deeded. Figure 13 shows the simulation results.

Figure 12: Simple current mirror circuit with values
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Figure 13: DC sweep simulation results

In Figure 12 as the two transistors M1 and M2 undergo identical gate stress voltage, ∆Vtp will
vary identically for both of them. Shown in Figure 13 the output voltage, biasing voltage and
the gate voltage of M1 and M2 are all decreased along with the absolute value of threshold
voltage increase in the pMOSFETs.

Figure 14 shows a cascode current mirror with higher output impedance.
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Figure 14: Cascode current mirror circuit with values

Figure 15: DC sweep simulation results of cascode current mirror circuit
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In Figure 14 as the four transistors undergo identical gate stress voltage, ∆Vtp will vary
identically for M1~M4. Similarly, after simulation, Figure 15 shows that the output voltage,
biasing voltage and the gate voltage of M1~M4 are all decreased along with the absolute
value of threshold voltage increase in the pMOSFETs also.

A wide-swing current mirror biasing circuit and the simulation results are showed in Figure
16 and Figure 17 respectively.

Figure 16: Wide-swing current mirror with values
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Figure 17: DC sweep simulation results of wide-swing current mirror

The circuit in Figure 16 is a wide-swing current mirror with a constant gm biasing circuit. It is
used in applications which the stable feedback transconductances are required [44]. In this
circuit, a positive feedback is always maintained to match all the transconductances to the
conductance of a resistor. Because of this reason, as long as the resistance is constant, the
bias currents are maintained at a constant value irrespective of the variations in threshold
voltage, temperature, and supply voltage.

Figure 17 presents the variation of currents and gate voltage in the current mirror circuits
[shown in Figure 16] as a function of NBTI-induced threshold voltage increase. Similar with
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the preceding two current mirror simulation results, output current, biasing current and output
voltage are decreased. In Figure 17, ∆Vtp will vary identically for M1~M3.

Figure 12, Figure 14 and Figure 16 show that the output current, biasing current and gate
voltage of p-channel devices in the three current mirrors shown in Figure 13, Figure 15 and
Figure 17 respectively are all shift due to NBTI induced threshold voltage degradation. Those
above simulation data are summarized in the Table1.

Table 1 Experimental data of output current, biasing current, and p-channel device gate
voltage degradation due to NBTI effect in three different current mirror circuits
∆Vtp
(V )

-0.4056452
-0.4106452
-0.4156452
-0.4206452
-0.4256452
-0.4306452
-0.4356452
-0.4406452
-0.4456452
-0.4506452
-0.4556452

simple current mirror
shown in Figure 12

Cascode current mirror
shown in Figure 14

Wide-swing current mirror shown in
Figure 16

I out

I bias

Vsg1,2

I out

I bias

Vsg1,2

I out

I bias

Vsg1,2,3

( µ A)

( µ A)

( µ A)

( µ A)

( µ A)

200
199.2
198.5
197.7
196.9
196.1
195.4
194.6
193.8
193
192.2

200
197.6
195.2
192.8
190.4
188
185.6
193.3
180.9
178.5
176.2

200
197.6
195.3
192.9
190.6
188.2
185.9
183.5
181.2
178.9
176.6

(V )
1.191
1.187
1.183
1.179
1.175
1.171
1.167
1.163
1.159
1.155
1.151

( µ A)

200
198.5
197.1
195.8
194.4
193.1
191.8
190.5
189.2
187.9
186.6

(V )
1.191
1.186
1.181
1.177
1.172
1.168
1.163
1.158
1.154
1.149
1.144

200
199
197.9
196.9
195.9
194.9
194
193
192
191.1
190.1

200
199.6
199.2
198.7
198.3
197.9
197.5
197.1
196.7
196.3
195.9

(V )
1.191
1.186
1.181
1.176
1.172
1.167
1.162
1.157
1.153
1.148
1.143

In Figure 18 we compare the output current instability performance of the three different
types of current mirror circuits shown in Figure 12, Figure 14 and Figure 16. As shown in
Figure 18, the simple current mirror [Figure 12] shows the middle drift (6.7%) in the output
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current due to NBTI-induced degradation, for the same amount of NBTI-induced
degradation , the cascode current mirror [Figure 14] shows the maximum drift (11.9%) in the
output current, while the constant biasing circuit [Figure 16] shows the least degradation
(4.95%). Those drift data can also be calculated from Table1. The highest degradation in the
cascode current mirror can be explained by considering that there are two diode connected
transistors in series and the change in voltage across the biasing resistor is a result of change
in the threshold voltage of two transistors (M1 and M3). The least degradation observed in
the constant biasing circuit is a result of the positive feedback, which takes care of the
variation due to NBTI.

Figure 18: Comparison showing the drifts in output currents as a function of ∆Vtp
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Figure19 shows the operating current (including output current and bias current) variation of
those three different current mirror circuits under the same amount of NBTI-induced
threshold voltage degradation.

Figure 19: Drifts in operating currents

Shown in Figure 19, variation in the biasing currents can cause drift in the output
characteristics, which agreed with the current mirror definition introduced before. And, it’s
clearly to see that under the same amount of variation due to NBTI, different current mirror
configurations behave differently and hence must be chosen depending on the application.
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3.3 NBTI Effect on Operation Amplifier

3.3.1 Two Stage Operation Amplifier Circuit without Buffer

The operation amplifier (op-amp) is a fundamental building block in analog integrated circuit.
The first stage of a two stage operation amplifier is a differential amplifier, which is followed
by another gain stage, and then an output buffer. If the op-amp drives a small purely
capacitive load, the output buffer is not used. Otherwise, if the op-amp is intended to drive a
resistive load or a large capacitive load or both of them, the output buffer is used. The opamps without buffer is also called an operational-transconductance amplifier or OTA since
the output resistance typically is very high. Compared to unbuffered op-amp, the output
resistance of buffered op-amps is low [43].

Figure 20: Schematic of an unbuffered CMOS two stage-op amp with n-channel input pair,
which combines the two stages – the differential stage and inverting stage
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In Figure 20, based on the balanced quiescent conditions, transistor M1 and M2 must be
hmatched, and M3 and M4 must also be matched. If the input is balanced, then the current
that flows in M5 is split equally through M1 and M2. That is W1 / L1 = W2 / L2 ,
W3 / L3 = W4 / L4 and i1 = i2 = i5 / 2 . The current that flows in M5 is mirrored to the output by
the ratio of the sizes of M7 to M5, just as the current in M4 is ratioed to the output by the
ratio of M6 to M4. This results from our assumption of perfectly balanced conditions, which
means that the drain voltages of M4 and M3 are equal. Since the gate and drain of M3 are
tied together, the drain voltage of M4 is essentially the gate voltage of M3, thus the current i4
is mirrored to i6 by the ratios of sizes of M6 to M4. The qualitative analysis leads to the
following relationships: i7 = i5 [(W7 / L7 ) /(W5 / L5 )] , i6 = i4 [(W6 / L6 ) /(W4 / L4 )] . For balanced
conditions, it is desired that i7 = i6 , and from previous discussion, we know that i5 / i4 = 2 ,
therefore (W6 / L6 ) /(W4 / L4 ) = 2(W7 / L7 ) /(W5 / L5 ) [45].

For this desired balanced condition, the channel-length modulation effects are not accounted.
In the real design when we consider the channel-length modulation issue, there will be some
error in the output resulting from current mismatches. This error at the output is then reflected
back to the input as a systematic offset. Certainly, there are other important consideration in
the design of circuits, such as common-mode input range, gain etc..
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Those important concepts and definitions for op-amps are explained below. Based on the
unbuffered two stage op-amps circuit shown in Figure 20, some related equations are also
given in the following section [43, 45]:

1. Gain. For practical op-amps, the voltage gain is finite. Typical range of gain for low
frequencies and small signals is from 103 to 105 (60 to 100 dB ). For linear relation between
input and output voltage, the gain A = Vo /(Vin + − Vin − ) , which limited by Vo . The total gain for
this op amp is multiply the differential-stage gain by the current-source inverter gain, which
is Av =

gm6
gm2
2 gm2 gm6
. When designing the gain, the size and
×
=
g ds 6 + g ds 7 g ds 2 + g ds 4 I 5 (λ2 + λ4 ) I 6 (λ6 + λ7 )

current in M1 (M2) have been fixed by other constraints, so the terms that can be designed to
achieve proper gain are I 6 and W6 / L6 .

2. Slew Rate (SR). Simply speaking, rate is a voltage rate limit of output, but normally slew
rate is limited by the current-source capability of the first stage, which is generally
determined by the maximum current available to charge or discharge a capacitance. For
typical CMOS op-amp, slew rates range is 1 to 20V/µs. Here, the definition equation for the
example circuit is SR = I 5 / Cc .
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3. Offset Voltage. For an ideal op-amp, when Vin + = Vin − , Vo = 0 . However, in real circuits,
Vo ,off ≠ 0 will happen at the output for shorted inputs. Because Vo is related gain directly, it’s

conveniently described in terms of the input offset voltage Vin ,off , defined as the differential
input voltage needed to restore Vo = 0 in the real circuit. For MOS op-amps, the typical value
of Vin ,off is ±2 to 10 mV. This effect can be modeled by a voltage source of value Vin ,off in
series with one of the input leads of the op-amp.

4. Common-mode rejection ratio (CMRR), which is defined as AD / AC in linear units, or
20 log10 ( AD / AC ) in logarithmic units, where AD is the differential gain and AC is the
common mode gain. AC = Vo / Vin ,c , where Vin ,c = (Vin + + Vin − ) / 2 , which is common mode input
voltage. AD = VO /(Vin + + Vin − ) , which is gain of op-amp. The typical values of CMMR for
CMOS op amps are in the range of 60 to 80 dB . It’s the larger the better, because the CMMR
values decide how much noise op-amps can suppress.
5. Gain-bandwidth, GB =

gm2
.
CC

6. Unity gain Frequency ( fT ). That is the frequency where the voltage gain of an op amp is 1
(0 dB ). It indicates the highest usable frequency. If the phase at fT is larger than −180ο , the
system will be stable.
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7. Phase Margin, which is defined as 180 plus the phase at fT . The larger phase margin, the
more stable the circuit. Usually, the phase margin is 60ο .

In the real design, if the gain is too low or the power dissipation is too high, some design
components should be adjusted. Each adjustment may require another pass through this
design procedure in order to insure that all specifications have been met. Table 2 shows a best
way to adjust circuit components to match requirement [45]. It shows the effects of various
device sizes and currents on the different parameters generally specified.

Table 2 Dependence of the Performance of Figure 20 upon DC Current, W/L Ratios and the
Compensating Capacitor
Drain Current

Increase dc Gain
Increase GB

M3 and M4

W

I5

I7

W /L

L

(↓)1/ 2

(↓)1/ 2

(↑)1/ 2

↑

(↑ )

(↑ )

1/ 2

Inverter

L

(W6 / L6 )

↑

(↑)1/ 2
(↑ )

1/ 2

1/ 2

(↑ )

1/ 2

Increase RHP Zero
Increase Slew Rate

M1 and M2

Inverter
Load

W7

L7

Comp.
Cap.

CC

↑
↓
↓
↓
↑

↑

Increase CL
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3.3.2 Simulation Methods, Results and Discussion

The simulation structure of two stage CMOS operation amplifier with values is shown in
Figure 21. And, the design parameter specifications of this two stage operational amplifier
are listed in Table 3.

Figure 21: Two-stage CMOS operation amplifier structure with values

Table 3 Two stage CMOS operation amplifier parameter specifications. The circuit schematic
is shown in Figure 21
Parameters
DC Gain ( Avo )
Unity Gain Frequency (
Phase Margin
ICMR
Slew Rate
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Value
43.55dB

fT ) 26.81MHz
56.2°
0.4-3.5V

23V / µ s

In this circuit, transistors M1 and M2 worked as input transistors. Since the transistors M8,
M9, M5 and M7 undergo identical gate voltage stressing, during the simulation threshold
voltage for them degrades identically. Figure 22 and Figure 23 show the Gain ( Avo ) and
Unity Gain Frequency ( fT ) variations due to the NBTI-induced threshold voltage
degradation respectively.

Figure 22: Variation in DC gain Avo due to ∆Vtp degradation for the two stage operation
amplifier shown in Figure 21
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Figure 23: Variation in unity gain frequency fT due to ∆Vtp degradation for the two stage
operation amplifier shown in Figure 21

Table 4 Experiment data of DC Gain ( Avo ) and Unity Gain Frequency ( fT ) variance
Threshold voltage Vtp (V )
-0.4056452
-0.4556452
-0.5056452
-0.5556452
-0.6056452

DC Gain

Avo (dB)

43.55
43.71
43.91
44.1
44.27

Unity Gain Frequency

fT ( MHz )

26.95
26.51
25.71
24.96
24.23

When threshold voltage changes from -0.4056452 V ( Vtp 0 ) to -0.6056452 V, the DC gain
slightly increase 1.65%, and the Unity Gain Frequency decrease 10.09% following gain
increase, which changes are not obvious. An increase in Avo can be explained by equation
Av 0 ∝

1
[43]. fT is decreased according to the increase in Avo , which can be explained
Vsg − Vtp

by the definition of fT introduced before.
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In order to observe output current variations, a 1.75 V DC voltage (half of the Vdd) is put in
the drain of M7. I out = 364.5µ A at Vtp 0 = −0.4056452V , which there’s no NBTI effect. When
NBTI-induced threshold voltage degradation took place on the circuit, the variation curve of
I out is plotted in Figure 24.

Figure 24: Variation in output voltage I out due to ∆Vtp degradation for the two stage operation
amplifier shown in Figure 21

When Vtp = −0.4556452V , I out decreased to 350.3µ A . The rate of I out degradation is only
3.84%, which resulted from the fact that wide-swing current mirror biasing circuit used in the
op-amp keeps the biasing currents constant, according to adjust the gate voltage during the
NBTI-induced threshold voltage shift. The experimental data are summarized in Table 5.

43

Table 5 The experiment data of Output Current ( I out ) variance
Threshold voltage

Output Voltage

Vtp (V )

I out ( µ A)

-0.4056452
-0.4106452
-0.4156452
-0.4206452
-0.4256452
-0.4306452
-0.4356452
-0.4406452
-0.4456452
-0.4506452
-0.4556452

364.5
363.5
362.6
361.8
361.2
360.4
359.5
357.5
355.1
352.7
350.3

3.4 Conclusion

In this chapter, we studied the analog circuits –three different current mirrors and one twostage operation amplifier degradation due to NBTI induced threshold voltage instability.
NBTI decreases the output and biasing currents of current mirrors. The output current of the
two-stage operation amplifier decreases, and the DC gain of the operation amplifier increases,
but the unity frequency gain decreases. Different analog configurations different degradation
behavior

and

hence

must

be

chosen
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depending

on

the

application.

CHAPTER FOUR: CHARGE TRAPPING AND NBTI EFFECS ON
DIGITAL CIRCUITS
4.1 Introduction

All the high-k dielectrics contain large amounts of fixed charge compared to SiO2. The
charge trapping responsible for the fixed charge are likely to occur within the bulk of the
high-k film as well as at the interfaces of the high-layer with the gate electrode and the
interfacial layer. The fixed charge within the high-k film shifts threshold voltage. Solving
threshold voltage instability issue is a key to use high-k gate dielectric. Many researchers
have reported the effects of charge trapping in high-k dielectrics and trapped charge induced
threshold voltage instability [30, 31, 32].

In the following section, we will report the fast transient charge trapping effects in high-k
devices on inverter and ring oscillator circuit operation. Later on, the same digital circuits are
used to study NBTI effect. Before simulation, the converter and ring oscillator concept will
be introduced briefly. The propagation delay will be used to characterize charge trapping
effect and NBTI induced circuit degradation. Here, we are going to talk about charge trapping
effect in high-k nMOSFETs, and NBTI in pMOSFTs. The model of the devices used in those
circuits is TSMC 0.18µm. As mentioned before, both charge trapping effect and NBTI could
cause the threshold voltage increase and mobility degradation.
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4.3 Charge Trapping Effect on Inverter

4.2.1 Inverter

The CMOS inverter is a basic building block for digital circuit design. As Figure 25 shows
that the inverter performs as a logical circuit of A to A .

Figure 25: The CMOS inverter, schematic, and logic symbol

When the input to the inverter is connected to ground, the p-channel transistor M2 is open
and n-channel transistor M1 is close, and the output is pulled to VDD through M2. When the
input to the inverter is connected to VDD , the n-channel transistor M1 is open and p-channel
transistor M2 is close, and the output is pulled to ground through M1. This CMOS inverter
transfer characteristics is shown in Figure 26.
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Figure 26: The CMOS inverter transfer characteristics

During the input from ground to VDD , both of M1 and M2 are turn on. Ideally, this time
should be zero. So, the input voltage between VIL and VIH do not define a valid logic voltage
level. The time contributes inverter delay. And, the total intrinsic propagation delay of an
inverter is given by td = t PHL + t PLH , which shown in Figure 27.

Figure 27: Intrinsic inverter delay
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4.2.2 Simulation Methods, Results and Discussion

As mentioned before, the main instability caused by charge trapping effect is threshold
voltage instability, which caused mobility degradation. In order to detect the circuit
degradation due to charge trapping effect, we change the threshold voltage and mobility
parameter in n-channel device model respectively during the simulation process. Here,
Vtn 0 = 0.3074534V , and µn 0 = 270.095849cm 2 / Vs . The propagation delay td is employed to
qualify circuit degradation due to charge trapping. The inverter structure with values shown
in Figure 28 is simulated using Cadence Spectra simulation tool.

Figure 28: CMOS inverter structure with values used to simulate. Vdd = 1.5V ,
Vtno = 0.3074534V , Vtpo = −0.4056452V , L = 180nm,Wn = 5µ m,WP = 10µ m . The values of
pulse voltage source are tr = t f = 100 ps, tw = 2ns .
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Figure 29: Simulation results of Inverter

Along with the threshold voltage of n-channel device increase, the time of inverter turn on
and turn off is delay. When the mobility of nMOSFET decreased, the time is also delay. The
experimental data are summarized in Table 6.

Table 6 The propagation delay of inverter due to Charge Trapping effect induced threshold
voltage and mobility instability
∆Vtn (mV )

0

25

50

75

100

td ( ps)

57.74

59.46

61.28

63.1

64.89

∆µn (cm 2 / Vs )

0

-15

-30

-45

-60

td ( ps)

57.74

59.65

60.78

61.83

62.88
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4.3 Charge Trapping Effect on Ring Oscillator

4.3.1 Ring Oscillator

There are two major types of implementation for CMOS oscillators: LC oscillators and ring
oscillators. Here, we will introduce the ring oscillator shown in Figure 30, which consists of
the odd numbers (n) of inverters in a positive feedback closed loop, and it’s a self-start circuit.

Figure 30: An n stage single-ended ring oscillator

Since each is an inverter it will just delay the signal with time td , and hence it will be referred
to as a delay cell. The oscillation frequency is given by

f osc =

1
n ⋅ td

(4.1)

Where n denotes the number of stages used, and

tosc = 1/ f osc = n ⋅ td

(4.2)

In general, the ring oscillator frequency is dependent on W (MOSFET channel Width), even
much less than one would expect.
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4.3.2 Simulation Methods, Results and Discussion

In this section, an 11 stage ring oscillator is used to analyze charge trapping effect induced
circuit degradation. The simulation structure and results are shown in Figure 31 and Figure
32 respectively.

Figure 31: Schematic of the 11 stage ring oscillator. Vdd = 1.5V , Vtn 0 = 0.3074534V ,

Vtp 0 = −0.4056452V , L = 180nm,Wn = 5µ m,WP = 10µ m .
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Figure 32: Simulation results of 11 stage Ring Oscillator

When the threshold voltage of n-channel device increase or the mobility of NMOSFET
decreased, the period of ring oscillator, tosc is also delay. The experimental data are
summarized in Table7.

Table 7 The period delay of 11 stage Ring Oscillator due to Charge Trapping effect induced
threshold voltage and mobility instability.

∆Vtn (mV )

0

25

50

75

100

tosc ( ps)

618.88

632.26

648.82

665.76

684.03

∆µn (cm / Vs )

0

-15

-30

-45

-60

tosc ( ps)

618.88

626.65

637.58

649.64

663.08

2

52

Actually, Ring oscillator circuits are not suitable for the study of charge trapping mechanism
because of its closed-loop cascade connection, because we cannot vary the input signal shape
and frequency [47].

4.4 Comparison of Simulation Results

The same devices are used to build the single inverter and 11 stage ring oscillator. So,
according to equation (4.1, 4.2), the ratio between tosc and td should be 11. By calculating the
simulation results of single inverter and the stage ring oscillator, we get the data presented in
Table8.

Table 8 The ratio between tosc and td under the same threshold voltage increase or same
mobility decrease

∆Vtn (mV )

0

25

50

75

100

tosc / td

10.72

10.63

10.59

10.55

10.54

∆µn (cm 2 / Vs )

0

-15

-30

-45

-60

tosc / td

10.72

10.51

10.49

10.51

10.55

Seen from the Table that when the threshold voltage is increased from 0 to 100mV, or
mobility is decreased from 0 to 60, the ratios between tosc and td are all close to 11, which is
agreed with theory.
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4.5 NBTI Effect on Inverter and Ring Oscillator

Since NBTI is a reliability concern for p-channel transistors, we changed the threshold
voltage and mobility parameters in the pMOSFET model to study the NBTI induced circuit
degradation in the Cadence Spectra simulation environment. The device model is also TSMC
0.18 µm. The same inverter and ring oscillator structures (shown in Figure 28 and Figure 31)
are used to study this phenomenon. The experiment data are summarized in Table 9.

Table 9 The experiment data of NBTI induced inverter and 11 stage ring oscillator
degradation
∆Vtp (mV )

td ( ps )

tosc ( ps )

tosc / td

0
25
50
75
100

57.74
59.65
60.78
61.83
62.88

618.88
625.15
634.13
643.4
652.95

10.71
10.48
10.43
10.41
10.38

∆µ p

td ( ps )

tosc ( ps )

tosc / td

0
-15
-30
-45
-60

57.74
61.02
64.97
69.08
77.52

618.88
654.63
701
775.06
882.72

10.71
10.73
10.84
11.21
11.38

td is the propagation delay of the single inverter. tosc is the period of the 11 stage ring

oscillator. Both of them are increased along with NBTI induced ∆Vtp increase or ∆µ p
degradation. Ideally, the ratio between the period of the 11 stage ring oscillator and the single
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inverter should be equal to 11. The experiment data show that under the same degradation
they are always keep around 11, which perfectly agree with theory.
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CHAPTER FIVE: CONCLUSIONS

In this work, a simulation methodology is used to quantify the degradation at circuit level due
to NBTI and charge trapping. The results in threshold voltage increase and the mobility
decreases over time causing circuit instability and performance degradation

We study the analog circuits –three different current mirrors and one two-stage operation
amplifier degradation due to NBTI induced threshold voltage instability. NBTI decreases the
output and biasing currents of current mirrors. The output current of the two-stage operation
amplifier decreases, and the DC gain of the operation amplifier increases, but the unity
frequency gain decreases.

And, we also study the digital circuits –single inverter and 11 stage ring oscillator
degradation due to charge trapping and NBTI induced threshold voltage increase or mobility
decrease. The propagation delays of a single inverter and 11-stage ring oscillator are
increased due to NBTI and charge trapping effect.

The general framework proposed in this thesis can also be extended for mapping other
device-level reliability to the circuit performance degradations.
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